Semiconductor memory device having short read time

Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365194, G11C 700

Patent

active

059301899

ABSTRACT:
A semiconductor memory device disclosed which has an optimized read time in the reading operation. It is realized that both the wiring delay of a control signal bus 903 and a wiring delay of a data signal bus 412 are set equivalently. For example, an amplifier circuit 419 is received a read-out data through the data signal bus 412 and amplifies the read-out data in response to a enable signal 510. In this case, the enable signal 510 is generated by an amplifier control circuit 904 in response to a delay control signal which is through the control bus 903. Since the enable signal 510 which activates the amplifier circuit 419 is generated at a most preferred timing, thereby the data reading-out speed can be increased up to its limit speed.

REFERENCES:
patent: 5291450 (1994-03-01), Fujiwara
patent: 5293338 (1994-03-01), Ihara

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device having short read time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having short read time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having short read time will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-886998

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.