Semiconductor device manufacturing: process – Making passive device – Trench capacitor
Reexamination Certificate
2006-01-10
2006-01-10
Wilson, Scott R. (Department: 2826)
Semiconductor device manufacturing: process
Making passive device
Trench capacitor
C438S243000, C438S239000, C438S399000, C257S301000, C257S304000, C257S311000, C257S288000
Reexamination Certificate
active
06984568
ABSTRACT:
A semiconductor memory device includes a bit line stack and a storage node contact hole which are aligned at bit line spacers formed at both side walls of the bit line stack and exposes a pad. The semiconductor memory device includes a multi-layered storage node contact plug in which a first storage node contact plug and a second storage node contact plug are sequentially formed. The first storage node contact plug is formed of titanium nitride and the second storage node contact plug is formed of polysilicon. An ohmic layer may be formed on the pad and under the first storage node contact plug. A barrier metal layer, which acts as a third storage node contact plug, may be formed on the second storage node contact plug.
REFERENCES:
patent: 5296095 (1994-03-01), Nabeshima et al.
patent: 5726499 (1998-03-01), Irinoda
patent: 6136646 (2000-10-01), Linliu et al.
patent: 6137130 (2000-10-01), Sung
patent: 6180970 (2001-01-01), Hwang et al.
patent: 6239461 (2001-05-01), Lee
patent: 6348709 (2002-02-01), Graettinger et al.
patent: 2002/0037644 (2002-03-01), Rha et al.
patent: 5-13750 (1993-01-01), None
patent: 407297280 (1995-10-01), None
patent: 7-297280 (1995-11-01), None
patent: 200-040805 (2000-02-01), None
patent: 2001-0055403 (2001-07-01), None
Miyashita, T. et al., “A Novel Bit-Line Process using Ploy-Si Masked Dual-Damascene (PMDD) for 0.13 microm DRAMs and Beyond”, in Electron Devices Mtg, 2000, IEDM Techn. Digest, Dec. 10, 2000-Dec. 13, 2000, San Fransisco, CA (USA) (INSPEC Accession No: 6880863).
Jin Beom-jun
Nam Byeong-yun
Samsung Electronics Co,. Ltd.
Volentine Francos & Whitt PLLC
Wilson Scott R.
LandOfFree
Semiconductor memory device having multi-layered storage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having multi-layered storage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having multi-layered storage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3552615