Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1994-12-07
1996-06-18
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Differential sensing
365208, 327 52, G11C 702
Patent
active
055285449
ABSTRACT:
Disclosed herein is a semiconductor memory device comprising an N-channel transistor and a P-channel transistor Q33 which are provided in parallel between a sense node and a power supply line, The N-channel transistor has a threshold value of near 0 V and a specified current drive capability. The P-channel transistor Q33 charges the sense node up to the level that is smaller than a power supply voltage by a threshold value thereof and the level at the sense node is then changed by use of the N-channel transistor in accordance with data stored in the memory cell coupled to the sense node.
REFERENCES:
patent: 5029138 (1991-07-01), Iwashita
patent: 5056063 (1991-10-01), Santin et al.
patent: 5198997 (1993-03-01), Arakawa
patent: 5206552 (1993-04-01), Iwashita
NEC Corporation
Popek Joseph A.
LandOfFree
Semiconductor memory device having high speed sense amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having high speed sense amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having high speed sense amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-228609