Semiconductor memory device having cache function

Details Semiconductor memory device having cache function Semiconductor memory device having cache function

2001-05-04

2003-07-29

Nguyen, Hiep T. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S118000, C710S052000, C713S400000, C713S401000

Reexamination Certificate

active

06601141

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor memory devices, and more particularly, to an improvement of a cache DRAM (Dynamic Random Access Memory).
2. Description of the Background Art
FIG. 20
is a concept diagram showing a structure of a conventional cache DRAM. Referring to
FIG. 20
, a cache DRAM
1900
includes a main memory
101
storing a large amount of data required for an MPU (Main Processing Unit), and a cache memory
103
storing a part of the data. Generally, a DRAM is used for main memory
101
, and an SRAM (Static Random Access Memory) is used for cache memory
103
. These memories
101
and
103
are formed on one chip.
The MPU is connected to main memory
101
through cache memory
103
. Almost all data required for the MPU is stored in main memory
101
. Out of the data, data which is accessed at a high frequency is stored in cache memory
103
, thereby preventing the operation speed of the MPU from being determined by an access time to main memory
101
. More specifically, since the access speed of the DRAM configuring main memory
101
is lower than the operation speed of the MPU, if the MPU directly accesses main memory
101
, the MPU must wait for reading or writing of the DRAM to complete during several cycles. On the other hand, the access speed of the SRAM configuring cache memory
103
is higher than that of the DRAM. Therefore, since data which is accessed at a high frequency is stored in cache memory
103
in this cache DRAM, substantial reduction of the operation speed of the MPU is prevented.
FIG. 21
is a block diagram showing a specific structure of the cache DRAM of FIG.
20
. Referring to
FIG. 21
, cache DRAM
1900
includes main memory
101
, cache memory
103
, a data buffer
203
for inputting/outputting data Din/Dout, a CS buffer
205
for receiving a chip select signal CS, an address buffer
201
for receiving an address signal Add, a tag memory
207
for storing an address in the main memory of data stored in cache memory
103
, a synchronous arbiter
115
for controlling access to main memory
101
, a refresh controller
211
for controlling refresh of main memory
101
, and a clock generating circuit
213
for generating a clock signal for controlling refresh controller
211
.
Data which is accessed at a high frequency out of the data stored in main memory
101
is also stored in cache memory
103
. The address in main memory
101
of the data stored in cache memory
103
is stored in tag memory
207
. Tag memory
207
is also called a content addressable memory (CAM). Data buffer
203
serves as an interface for cache memory
103
. In response to chip select signal CS, data buffer
203
, address buffer
201
, cache memory
103
, and tag memory
207
are activated. When an externally supplied address matches the address stored in tag memory
207
, data in cache memory
103
is accessed. Such a case is called a hit. On the other hand, when an externally supplied address does not match the address stored in tag memory
207
, data in main memory
101
is accessed. This case is called a miss.
Since the storage capacity of cache memory
103
is limited, data whose access frequency is decreased must be transferred to main memory
101
. In this case, the data is transferred to main memory
101
according to the address corresponding to the data stored in tag memory
207
. Simultaneously with such data transfer from cache memory
103
to main memory
101
, an address for refreshing main memory
101
is sometimes transferred from refresh controller
211
. Synchronous arbiter
115
is provided for avoiding such a contention of access to main memory
101
. While main memory
101
is refreshed, data transfer from cache memory
103
or data buffer
203
to main memory
101
, or data transfer from main memory
101
to cache memory
103
or data buffer
203
is suppressed. When refresh is completed, the above described data transfer is started.
As described above, the transfer operation between units such as main memory
101
, cache memory
103
, and refresh controller
211
is carried out synchronously in response to an externally supplied clock signal. Therefore, while refresh controller
211
refreshes main memory
101
, cache memory
103
must refrain data transfer to main memory
101
. Since the MPU cannot access cache memory
103
during this period, the operation speed of the MPU is restricted.
SUMMARY OF THE INVENTION
One object of the present invention is to provide a semiconductor memory device capable of performing data transfer from a cache memory to a main memory smoothly by shortening a wait time caused by a contention between data transfer and refresh.
According to one aspect of the present invention, a semiconductor memory device includes a main memory, a cache memory and a buffer memory. The main memory stores data. The cache memory is coupled to the main memory, and stores the same data as some of the data stored in the main memory. The buffer memory is coupled to the main memory and the cache memory. The buffer memory always receives data withdrawn from the cache memory for storage, and supplies the stored data to the main memory when the main memory is in a ready state. Here, the buffer memory preferably includes a shift register having a plurality of register elements.
Therefore, according to the present invention, data is transferred from the cache memory to, the buffer memory even when the main memory is in a busy state. The main advantage of the present invention is to shorten a wait time of the cache memory, resulting in increase in a substantial operation speed of the MPU.
The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.


REFERENCES:
patent: 4494190 (1985-01-01), Peters
patent: 4841513 (1989-06-01), Farhangi et al.
patent: 4858188 (1989-08-01), Kobayashi
patent: 5226139 (1993-07-01), Fujishima et al.
patent: 5249165 (1993-09-01), Toda
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5285323 (1994-02-01), Hetherington et al.
patent: 5305280 (1994-04-01), Hayano
patent: 5359568 (1994-10-01), Livay et al.
patent: 5359722 (1994-10-01), Chan et al.
patent: 5386547 (1995-01-01), Jouppi
patent: 5420994 (1995-05-01), King et al.
patent: 5481749 (1996-01-01), Grondalski
patent: 5491811 (1996-02-01), Arimilli et al.
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 5611068 (1997-03-01), Giangarra et al.
patent: 5619676 (1997-04-01), Fukuda et al.
patent: 5696940 (1997-12-01), Liu et al.
patent: 5860160 (1999-01-01), Narayana et al.
patent: 5913229 (1999-06-01), Joo
“The Cache Memory Book”, by Handy, ISBN 0-12-322985-5 (1993), pp. 73-84.
“A 100-Mhz 4-Mb Cache DRAM with Fast Copy-Back Scheme”, by Dosaka, IEEE Journal of Solid State Circuits, vol. 27, No. 11 (Nov. 1992), pp. 15341539.
“A Circuit Design of Intelligent DCRAM with Automatic Write Back Capability”, by Arimoto, 1990 Symposium on VLSI Circuits, IEEE document CH2885-2/90/000/0079, 1990.
“The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory”, by Hidaka, IEEE Micro (Apr. 1990), pp. 14-25, IEEE Document0272-1732/90/0400-001, 1990.
“A Current Operating CDRAM for Low Cost Multi-Media”, by Yamazaki et al., pp. 61-62.

Affiliated with

Also associated with

Rating

Semiconductor memory device having cache function does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having cache function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having cache function will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3052212