Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1991-03-13
1993-05-04
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
365190, 365203, 365206, G11C 1300
Patent
active
052087735
ABSTRACT:
Disclosed is the serial access memory having the improved precharging system of reading bit lines (4). In this serial access memory, an address pointer (9, 114) outputs a signal for selecting one of the reading bit lines (4). Meanwhile, each reading bit line (4) is provided with an MOS transistor (7) for precharging the same. By using the output of the address pointer (9, 114) to control on/off of the MOS transistor (7), the period when each reading bit line (4) is precharged is limited within the period when the reading bit line is selected. As a result, current flowing through the reading bit lines (4) during the data reading can be reduced to achieve the reduction in power consumption of the serial access memory and the increase in the operation speed.
REFERENCES:
patent: 4318014 (1982-03-01), McAlister
patent: 4779228 (1988-10-01), Uchiyama et al.
patent: 5083047 (1992-01-01), Horie et al.
Maeda Yasunori
Miyazaki Yukio
Okitaka Takenori
Fears Terrell W.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor memory device having bit lines and word lines diff does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having bit lines and word lines diff, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having bit lines and word lines diff will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1979821