Semiconductor memory device having an arrangement to reduce stre

Details Semiconductor memory device having an arrangement to reduce stre Semiconductor memory device having an arrangement to reduce stre

1995-02-24

1996-06-04

Nelms, David C.

Static information storage and retrieval

Systems using particular element

Ferroelectric

365149, 365203, 36523003, G11C 700, G11C 1122

Patent

active

055240933

ABSTRACT:
A high integration semiconductor memory device which can reduce stresses placed on non-selected ferroelectric capacitors. A plurality of subblock memory circuits are provided wherein first electrodes forming a plurality of ferroelectric capacitors are respectively provided at first address selection switches, a plurality of other electrodes arranged side by side in the horizontal direction are provided so as to meet at right angles to the first electrodes, and the plurality of ferroelectric capacitors are formed at points where the first electrodes and the other electrodes respectively intersect. Different addresses are respectively assigned to the first address selection lines of the respective subblock memory circuits and common addresses are respectively assigned to the second address selection lines of the plurality of subblock memory circuits, thereby forming a shared address selection circuit. The first address selection line, first switching elements and one second address selection line can be used to develop polarization in the ferroelectric capacitors. Further, the remaining second address selection lines are supplied with such a non-selected potential that a voltage applied to the ferroelectric capacitors reaches substantially half the voltage applied to the selected ferroelectric capacitor. On the other hand, when the first address selection line is brought into a non-selected state and the first switching elements are brought into an OFF state, the plurality of second address selection lines are supplied with such a non-selected potential that the voltage applied to the ferroelectric capacitors reach zero.

REFERENCES:
patent: 5010518 (1991-04-01), Toda
patent: 5198994 (1993-03-01), Natori
patent: 5297077 (1994-03-01), Imai et al.
patent: 5373463 (1994-12-01), Jones, Jr.

Affiliated with

Also associated with

Rating

Semiconductor memory device having an arrangement to reduce stre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having an arrangement to reduce stre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having an arrangement to reduce stre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-390621