Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1992-06-24
1994-10-11
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
36518905, 36523005, 36518901, 36518912, G11C 700
Patent
active
053553357
ABSTRACT:
A semiconductor memory device, that has a plurality of writing ports and reading ports comprises a first data latch portion, at least one second data latch portions, and communication units. The first data latch portion is directly accessible by externally entering an address signal, and the second data latch portions are parallel connected to the first data latch portion. The communication units is used to access one of the first and second data latch portions. Therefore, according to the semiconductor memory device of the present invention, the amount of hardware of a register file of the processor employing parallel processing and local register architecture can be significantly reduced by providing the first data latch portion and at least one or more of the second data latch portions having communication units and accessing one of the first and second data latch portions.
REFERENCES:
patent: 4769789 (1988-09-01), Noguchi et al.
patent: 4893280 (1990-01-01), Gelsomini et al.
patent: 5029134 (1991-07-01), Watanabe
patent: 5170157 (1992-12-01), Ishii
Fujitsu Limited
Nguyen Viet Q.
LandOfFree
Semiconductor memory device having a plurality of writing and re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having a plurality of writing and re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a plurality of writing and re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1664254