Semiconductor memory device having a plurality of ports

Details Semiconductor memory device having a plurality of ports Semiconductor memory device having a plurality of ports

1991-03-11

1993-01-05

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Simultaneous operations

36523005, G11C 1300

Patent

active

051777061

ABSTRACT:
A semiconductor memory device includes a plurality of ports enabling simultaneous writing and reading of data of M words.times.N bits. A plurality of memory cells are arranged in (M
) rows.times.(n.times.N) columns in a memory call array, write and read word lines are commonly connected to the memory cells of one row, and write column selecting line are connected to every n (the number of words) memory cells of the memory cells of one row. Write and read bit lines are connected to the memory cells of one column. Data is input to the write bit line from an input terminal through a write circuit. and data read from the memory cell is output to an output terminal through a sense amplifier. A first port is formed by the write word lines, the write column selecting lines, the write bit lines and the input terminal, and a second port is formed by the read word lines, read bit lines and the output terminal. M, N and n are natural numbers and M, N.gtoreq.n.

REFERENCES:
patent: 5088062 (1992-06-01), Shikata

Affiliated with

Also associated with

Rating

Semiconductor memory device having a plurality of ports does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a plurality of ports, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a plurality of ports will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2395791