Semiconductor memory device employing an improved layout of sens

Details Semiconductor memory device employing an improved layout of sens Semiconductor memory device employing an improved layout of sens

1996-03-21

1998-12-15

Mai, Son

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365 51, 365 63, G11C 700, G11C 506

Patent

active

058503625

ABSTRACT:
A memory device according to the invention has a first pair of bit lines, having first and second bit lines, coupled to a first memory cell which cause a first potential difference between the first and second bit lines; a second pair of bit lines, having third and fourth bit lines, coupled to a second memory cell which causes a second potential difference between the third and fourth bit lines; a first sense amplifier having first and second transistors each of which is a first conductivity type, the gate electrode of said first transistor being connected to said first bit line, the first electrode of the first transistor being connected to the second bit line, the gate electrode of the second transistor being connected to the second bit line, the first electrode of the second transistor being connected to the first bit line; a second sense amplifier having third and fourth transistors each of which is the first conductivity type, the gate electrode of the third transistor being connected to the third bit line, the first electrode of the third transistor being connected to the fourth bit line, the gate electrode of the fourth transistor being connected to the fourth bit line, the first electrode of the fourth transistor being connected to the third bit line; and the second electrodes of said first, second, third and fourth transistors constituting a first common diffusion region formed in a first area of the major surface.

REFERENCES:
patent: 4780852 (1988-10-01), Kajigaya
patent: 4984206 (1991-01-01), Komatsu
patent: 5020031 (1991-05-01), Miyatake
patent: 5029330 (1991-07-01), Kajigaya
patent: 5058058 (1991-10-01), Yasuda
patent: 5072425 (1991-12-01), Kohno
patent: 5189639 (1993-02-01), Miyatake
patent: 5216634 (1993-06-01), Takano
patent: 5313426 (1994-05-01), Sakuma

Affiliated with

Also associated with

Rating

Semiconductor memory device employing an improved layout of sens does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device employing an improved layout of sens, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device employing an improved layout of sens will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1462763