Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2008-07-29
2008-07-29
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S710000, C365S201000
Reexamination Certificate
active
07406637
ABSTRACT:
A semiconductor memory device comprises a memory core, data control circuit, flag register, data register and computation circuit. The memory core has a plurality of memory cells for storing data. The data control circuit writes and reads first test data to and from the memory cells in synchrony with a clock signal. The flag register stores a plurality of flag data items. The data register stores second test data input corresponding to input of a command. The computation circuit performs, at every cycle, computation of the second test data, stored in the data register, and each of the flag data items stored in the flag register, thereby generating the first test data, until an n-th (n is a positive integer) cycle of the clock signal is reached. The first test data is written to the memory cells by the data control circuit.
REFERENCES:
patent: 5668815 (1997-09-01), Gittinger et al.
patent: 6591385 (2003-07-01), Krech et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6661839 (2003-12-01), Ishida et al.
patent: 6779140 (2004-08-01), Krech et al.
patent: 6834364 (2004-12-01), Krech et al.
patent: 6851076 (2005-02-01), Cook et al.
patent: 6934884 (2005-08-01), Wakabayashi et al.
patent: 2002/0133769 (2002-09-01), Cowles et al.
patent: 11-329000 (1999-11-01), None
patent: 2000-133000 (2000-05-01), None
patent: 2000285700 (2000-10-01), None
Wohl et al. “Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture,” 40th Design Automation Conference pp. 566-575 (2003).
Britt Cynthia
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Semiconductor memory device capable of testing memory cells... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of testing memory cells..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of testing memory cells... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2806629