Semiconductor memory device capable of storing plural-bit data i

Static information storage and retrieval – Read/write circuit – Differential sensing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365205, 36518509, 3651852, 36518521, 36518524, G11C 1134

Patent

active

057936900

ABSTRACT:
Each of memory cells has one MOS transistor including a drain region, a source region, a channel region and a gate electrode. An impurity-introducing area of the channel region is varied in the width direction of the channel region to store data of plural bits in the memory cell.

REFERENCES:
patent: 4449203 (1984-05-01), Adlhoch
patent: 4495602 (1985-01-01), Sheppard
patent: 4604732 (1986-08-01), Van Tran
patent: 5012448 (1991-04-01), Matsuoka et al.
patent: 5127791 (1992-07-01), Haken
patent: 5311463 (1994-05-01), Taji
patent: 5407844 (1995-04-01), Snayling et al.
patent: 5411908 (1995-05-01), Santin et al.
patent: 5504708 (1996-04-01), Satin et al.
patent: 5506805 (1996-04-01), Hirose et al.
"Mid-Level Current Generator Circuit", IBM Technical Disclosure Bulletin, vol. 33, No. 1B, Jun. 1990, pp. 386-388.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device capable of storing plural-bit data i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device capable of storing plural-bit data i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of storing plural-bit data i will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-396434

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.