Semiconductor memory device capable of preventing malfunction du

Details Semiconductor memory device capable of preventing malfunction du Semiconductor memory device capable of preventing malfunction du

1997-02-26

1998-10-20

Le, Vu A.

Static information storage and retrieval

Read/write circuit

Including signal clamping

365200, 36523006, G11C 700

Patent

active

058256946

ABSTRACT:
A column select line includes a first layer column select line and a second layer column select line formed above the first layer column select line and connected thereto at any point. Furthermore, clamping circuits each for clamping each word line of paired main word lines at a constant potential are provided in a semiconductor memory device having main and secondary word line structure. With such a structure, malfunction due to multiselection of memory cells can be avoided even when the column select line or the paired main word lines is disconnected.

REFERENCES:
patent: 4760559 (1988-07-01), Hidaka et al.
patent: 4926378 (1990-05-01), Uchida et al.
patent: 4970685 (1990-11-01), Koyanagi
patent: 5161121 (1992-11-01), Cho
patent: 5204842 (1993-04-01), Umeki
patent: 5363331 (1994-11-01), Matsui et al.
patent: 5406526 (1995-04-01), Sugibayashi et al.
patent: 5465233 (1995-11-01), Slemmer
patent: 5487044 (1996-01-01), Kawaguchi et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device capable of preventing malfunction du does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device capable of preventing malfunction du, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of preventing malfunction du will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-252644