Semiconductor memory device capable of generating variable...

Details Semiconductor memory device capable of generating variable... Semiconductor memory device capable of generating variable...

2006-03-21

2006-03-21

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Addressing

Sync/clocking

C365S201000, C365S194000

Reexamination Certificate

active

07016257

ABSTRACT:
A semiconductor memory device comprising: an array of memory cells; an address input circuit for receiving an external address in response to an address clock signal; a selecting circuit for selecting a memory cell in response to an address output from the address input circuit; a data output circuit for outputting the data read out from the selected memory cell in response to first and second data clock signals; and an internal clock generating circuit for generating the address clock signal and the first and second data clock signals in response to an external clock signal and a complementary clock signal thereof, wherein the address clock signal and the first and second data clock signals have twice the frequency (or half the period) of the external clock signal when in a test mode.

REFERENCES:
patent: 6489819 (2002-12-01), Kono et al.
patent: 6785173 (2004-08-01), Sohn et al.
patent: 11-297097 (1999-10-01), None
patent: 11-306797 (1999-11-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device capable of generating variable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device capable of generating variable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of generating variable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3599338