Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1998-07-02
1999-07-27
Nelms, David
Static information storage and retrieval
Addressing
Plural blocks or banks
36518901, 36523001, G11C 800
Patent
active
059301945
ABSTRACT:
Columns included in a sub-block are divided into first and second groups. If a defective memory cell column is present in the first group, an address comparison circuit activates a signal to select a redundant memory cell column, then selection prohibiting signal attains an "L" level based on information programmed in a programming circuit, a selection of a column in the first group is prohibited, and a redundant memory cell column selection signal is activated. Meanwhile, a normal selecting operation is performed to the second column group.
REFERENCES:
patent: 5293348 (1994-03-01), Abe
patent: 5416740 (1995-05-01), Fujita et al.
patent: 5422850 (1995-06-01), Sukegawa et al.
patent: 5546350 (1996-08-01), Gillingham
"A Multimedia 32b RISC Microprocessor with 16Mb DRAM", Shimizu et al., 1996 IEEE International Solid-State Circuits Conference, 1996 Digest of Technical Papers, ISSCC96/Session 13/Microprocessors/Paper 13.4, pp. 216-217.
Hatakenaka Makoto
Matsumura Masashi
Tomishima Shigeki
Yamagata Tadato
Yamazaki Akira
Lam David
Mitsubishi Denki & Kabushiki Kaisha
Mitsubishi Electric Engineering Company Limited
Nelms David
LandOfFree
Semiconductor memory device capable of block writing in large bu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of block writing in large bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of block writing in large bu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-887045