Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-03-28
2006-03-28
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000, C365S189050
Reexamination Certificate
active
07019556
ABSTRACT:
A semiconductor memory device comprises a data input/output pad; a data input unit for buffering and latching a data signal inputted through the data input/output pad during a data access operation, or for buffering and latching an OCD control code signal inputted through the data input/output pad during the OCD calibration control operation; a data align unit for aligning the data signal latched by the data input unit and transferring the aligned data signal to a memory core during the data access operation, or for aligning and outputting the OCD control code signal latched by the data input unit during the OCD calibration control operation; a data output driver for outputting and driving the data signal outputted from the memory core; and an OCD control unit for decoding the OCD control code signal outputted from the data align unit to thereby adjust an output impedance of the data output driver.
REFERENCES:
patent: 5629634 (1997-05-01), Carl et al.
patent: 5729157 (1998-03-01), Monk et al.
patent: 5995440 (1999-11-01), Lewis et al.
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6184749 (2001-02-01), Hsiao
patent: 6330194 (2001-12-01), Thomann et al.
patent: 6337834 (2002-01-01), Isobe et al.
patent: 6373286 (2002-04-01), Loeffler et al.
patent: 6456124 (2002-09-01), Lee et al.
patent: 6462591 (2002-10-01), Garrett, Jr. et al.
patent: 6469539 (2002-10-01), Kim
patent: 6556052 (2003-04-01), Garrett, Jr. et al.
patent: 6919738 (2005-07-01), Kushida
patent: 6924660 (2005-08-01), Nguyen et al.
patent: 2001/0007115 (2001-07-01), Yim et al.
patent: 09-064720 (1997-03-01), None
patent: 2001-144821 (2001-05-01), None
Blakely & Sokoloff, Taylor & Zafman
Cho James H.
Hynix / Semiconductor Inc.
LandOfFree
Semiconductor memory device capable of adjusting impedance... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of adjusting impedance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of adjusting impedance... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610680