Static information storage and retrieval – Read/write circuit
Reexamination Certificate
2006-05-09
2006-05-09
Phan, Trong (Department: 2827)
Static information storage and retrieval
Read/write circuit
C365S233100
Reexamination Certificate
active
07042769
ABSTRACT:
An external clock generating circuit generates a mode indicating signal at the “H” level and generates an external clock signal synchronized with a write command buffer signal, when a semiconductor memory device is not in an internal operation mode. When the semiconductor memory device enters an internal operation mode and the mode indicating signal makes a transition from “H” to “L”, the external clock signal is fixed at the “L” level. The external clock signal is not supplied to an external CUI, and the external CUI is set in a state in which reception of any external command is prohibited. Until the end of asynchronous reset, the mode indicating signal is kept at the “L” level, and thereafter raised to the “H” level, so that malfunction caused by an input of an external command during asynchronous reset period can be avoided.
REFERENCES:
patent: 6504789 (2003-01-01), Hirakawa
patent: 6665222 (2003-12-01), Wright et al.
patent: 6697296 (2004-02-01), Matsumoto et al.
patent: 6757214 (2004-06-01), Kawaguchi et al.
patent: 9-311811 (1997-12-01), None
patent: 2002-304885 (2002-10-01), None
Furutani Kiyohiro
Yamauchi Tadaaki
McDermott Will & Emery LLP
Phan Trong
Renesas Technology Corp.
LandOfFree
Semiconductor memory device capable of accurate and stable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of accurate and stable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of accurate and stable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3543870