Semiconductor memory device and various systems mounting them

Details Semiconductor memory device and various systems mounting them Semiconductor memory device and various systems mounting them

2007-08-07

2007-08-07

Phan, Trong (Department: 2827)

Static information storage and retrieval

Systems using particular element

Ferroelectric

C365S149000

Reexamination Certificate

active

10963820

ABSTRACT:
A semiconductor memory device comprises a plurality of memory cells each having a source terminal and a drain terminal and a ferroelectric capacitor having a first terminal connected to the source terminal, wherein the plurality of memory cells are connected in series, and one or more selected transistors connected to at least one terminal of the series connected memory cells to constitute a memory cell block, the memory cell block having one terminal connected to a bitline and another terminal connected to a plate electrode, and wherein two memory cell blocks, which are respectively connected to two bit lines forming a bit line pair and also connected to the same word line, are respectively connected to a first plate electrode and a second plate electrode.

REFERENCES:
patent: 5029128 (1991-07-01), Toda
patent: 5121353 (1992-06-01), Natori
patent: 5303182 (1994-04-01), Nakao et al.
patent: 5307304 (1994-04-01), Saito et al.
patent: 5345415 (1994-09-01), Nakao et al.
patent: 5373463 (1994-12-01), Jones Jr.
patent: 5383150 (1995-01-01), Nakamura et al.
patent: 5517445 (1996-05-01), Imai et al.
patent: 5592646 (1997-01-01), Thomas
patent: 5956655 (1999-09-01), Suzuki et al.
patent: 3-40298 (1991-02-01), None
patent: 6-140597 (1994-05-01), None
patent: 07-176195 (1995-07-01), None
patent: 95-1776 (1995-01-01), None
K. Takeuchi, et al., “Half-Vcc Plate Nonvolatile DRAMs with Ferroelectric Capacitors”, Jeice Trans, Electron., vol. E79-C, No. 2, Feb. 1996, pp. 234-242.
K. Sunouchi, et al., “A surrounding Gate Transistor (SGT) Cell for 64/256Mbit DRAMs”, IEDM, Dec. 1989, pp. 23-26.
T. Hasegawa, et al., “An Experimental DRAM with a NAND-Structured Cell”, IEEE International Solid-State Circuits Conference, Feb. 24, 1993, pp. 46-47.
T. Sumi et al., “A 256kb Nonvolatile Ferroelectric Memory at 3V and 100ns”, IEEE International Solid-State Circuits Conference, Feb. 18, 1994, pp. 268-269.
H. Koike, et al., “A 60ns 1Mb Nonvolatile Ferroelectric Memory with Non-Driven Cell Plate Line Write/Read Scheme”, IEEE International Solid-State Circuits Conference, Feb. 10, 1996, pp. 368-369.

Affiliated with

Also associated with

Rating

Semiconductor memory device and various systems mounting them does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and various systems mounting them, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and various systems mounting them will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3829942