Static information storage and retrieval – Systems using particular element – Ferroelectric
Patent
1997-06-10
1999-05-11
Nelms, David C.
Static information storage and retrieval
Systems using particular element
Ferroelectric
365149, 365207, 365210, G11C11/22;11/24;7/02
Patent
active
059034920
ABSTRACT:
A computer system is characterized by comprising a microprocessor for performing various arithmetic processing operations, an input/output device connected to said microprocessor to send/receive data to/from an external device; and a semiconductor memory device connected to said microprocessor to store data, wherein said semiconductor memory device includes a plurality of memory cells each having a transistor having a source terminal and a drain terminal and a ferroelectric capacitor having a first terminal connected to said source terminal and a second terminal connected to said drain terminal, a predetermined number of memory cells are connected in series, and a select transistor is connected to at least one terminal of said series connected portion to constitute a memory cell block, and a plurality of memory cell blocks are arranged to constitute a cell array.
REFERENCES:
patent: 5029128 (1991-07-01), Toda
patent: 5307304 (1994-04-01), Saito et al.
patent: 5373463 (1994-12-01), Jones, Jr.
patent: 5383150 (1995-01-01), Nakamura et al.
patent: 5517445 (1996-05-01), Imai et al.
patent: 5592646 (1997-01-01), Thomas
K. Sunouchi, et al., "A Surrounding Gate Transistor(SGT) Cell for 64/256Mbit DRAMs", IEDM, Dec. 1989, pp. 23-26.
T. Hasegawa, et al., "An Experimental DRAM with a NAND-Structured Cell", IEEE International Solid-State Circuits Conference, Feb. 24, 1993, pp. 46-47.
T. Sumi, et al., "A 256kb Nonvolatile Ferroelectric Memory at 3V and 100ns", IEEE International Solid-State Circuits Conference, Feb. 18, 1994, pp. 268-269.
H. Koike, et al., "A 60ns 1Mb Nonvolatile Ferroelectiric Memory with Non-Driven Cell Plate Line Write/Read Scheme", IEEE International Solid-State Circuits Conference, Feb. 10, 1996, pp. 368-369.
K. Takeuchi, et al., "Half-Vcc Plate Nonvolatile DRAMs with Ferroelectric Capacitors", Jeice Trans. Electron., vol. E79-C, No. 2, Feb. 1996, pp. 234-242.
Kabushiki Kaisha Toshiba
Nelms David C.
Phan Trong
LandOfFree
Semiconductor memory device and various systems mounting them does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and various systems mounting them, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and various systems mounting them will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-250800