Semiconductor memory device and test method thereof

Details Semiconductor memory device and test method thereof Semiconductor memory device and test method thereof

2005-06-28

2005-06-28

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Testing

C365S230060, C365S189070

Reexamination Certificate

active

06912166

ABSTRACT:
A semiconductor memory device disclosed herein comprises: a memory cell array divided into a plurality of blocks, each of which includes a plurality of memory cells; a plurality of row decoders which correspond to the blocks, each of the row decoders including an access information holder configured to hold access information indicating whether its corresponding row decoder has been accessed; and an access information reader configured to read the access information held in the access information holders.

REFERENCES:
patent: 4090258 (1978-05-01), Cricchi
patent: 5532970 (1996-07-01), Butler et al.
patent: 5657469 (1997-08-01), Shimizu
U.S. Appl. No. 09/968,706, filed Oct. 2, 2001.

Affiliated with

Also associated with

Rating

Semiconductor memory device and test method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and test method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and test method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3516764