Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2011-07-26
2011-07-26
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S148000, C365S158000, C365S163000, C365S175000
Reexamination Certificate
active
07986575
ABSTRACT:
A memory cell array is formed by arranging memory cells at intersections of plural first wirings and plural second wirings, and a rectifying element and a variable resistive element are connected in series in the memory cell. The variable resistive element has at least a first resistance value and a second resistance value that is higher than the first resistance value. The control circuit selectively drives the first wirings and the second wirings. The control circuit can perform a short-circuit failure countermeasure program operation. In the short-circuit failure countermeasure program operation, the variable resistive element of the memory cell whose rectifying element is in a short-circuit failure state is programmed from the first resistance value to the second resistance value.
REFERENCES:
patent: 6400600 (2002-06-01), Nickel et al.
patent: 7139191 (2006-11-01), Bloomquist et al.
patent: 7505337 (2009-03-01), Nowak et al.
patent: 7638382 (2009-12-01), Murooka et al.
patent: 2007/0047323 (2007-03-01), Murooka et al.
patent: 2002-541613 (2002-12-01), None
patent: WO 00/62301 (2000-10-01), None
Kabushiki Kaisha Toshiba
Nguyen Vanthu
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Semiconductor memory device and redundancy method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and redundancy method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and redundancy method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622962