Semiconductor memory device and method of reading data

Static information storage and retrieval – Systems using particular element – Ferroelectric

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S204000, C365S205000

Reexamination Certificate

active

07082046

ABSTRACT:
A semiconductor memory device is characterized by including a bit line, a transistor coupled to the bit line, a ferroelectric memory cell coupled to the bit line via the transistor, a shift circuit coupled to the bit line to lower a data potential that appears on the bit line in response to data stored in the memory cell, and a sense amplifier coupled to the bit line and to a ground potential to amplify a potential difference between the data potential lowered by the shift circuit and the ground potential.

REFERENCES:
patent: 6031754 (2000-02-01), Derbenwick et al.
patent: 6046928 (2000-04-01), Takata
patent: 6233170 (2001-05-01), Yamada
patent: 6937499 (2005-08-01), Nordal et al.
patent: 2001/0040814 (2001-11-01), Takashima
patent: 2000-285682 (2000-10-01), None
patent: 2001-202776 (2001-07-01), None
patent: 2001-319472 (2001-11-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device and method of reading data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and method of reading data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method of reading data will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3554780

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.