Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2005-09-13
2005-09-13
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S230030, C365S222000
Reexamination Certificate
active
06944074
ABSTRACT:
A semiconductor memory device and method of operating the same that replaces a fail normal word line that is coupled to a fail memory cell with a redundant word line from a redundant memory block. If the fail normal word line is selected during operation, both the fail normal word line and the redundant word line are activated at the same time to increase capacitance at the sense amplifier. Therefore, it may be possible to increase the exactness of a read operation or a refresh operation, and thereby improve reliability of a device operation by increasing a comparison margin of the sense amplifier.
REFERENCES:
patent: 5586075 (1996-12-01), Miwa
patent: 5712821 (1998-01-01), Ryu et al.
patent: 5920515 (1999-07-01), Shaik et al.
patent: 5970001 (1999-10-01), Noda et al.
patent: 6064607 (2000-05-01), Miki et al.
patent: 6078543 (2000-06-01), Kim
patent: 6118710 (2000-09-01), Tsuji
patent: 07-244997 (1995-09-01), None
Choi Gug Seon
Chung Jin Yong
Hynix / Semiconductor Inc.
Marshall & Gerstein & Borun LLP
Nguyen Dang T
Phung Anh
LandOfFree
Semiconductor memory device and method of operating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and method of operating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method of operating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3435553