Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-02-06
2002-04-16
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S321000
Reexamination Certificate
active
06373093
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor memory device and a method of manufacturing the same and, more particularly, to a semiconductor memory device of a so-called FLOTOX (Floating Gate Tunnel Oxide) type having a structure in which a tunnel region having a thin insulating film is locally formed between the drain and floating gate of a memory transistor and a method of manufacturing the same.
2. Description of the Related Art
In a semiconductor memory device, e.g., an E
2
PROM, an insulating film consisting of a silicon oxide film is formed on a surface of a silicon semiconductor substrate, and a thin film portion is locally formed as a tunnel oxide film on the insulating film. A floating gate is formed on this thin tunnel oxide film. In addition, a control gate is formed on the floating gate through a silicon oxide film serving as an insulating film.
In a semiconductor memory device arranged into such a FLOTOX type device, demands have arisen for an improvement in endurance (the number of times of writing and erasing) characteristics and in breakdown characteristics of a tunnel insulating film. For example, U.S. Pat. No. 4,490,900 discloses a means to improve such characteristics, i.e., discloses a technique of forming a three-layer structure consisting of a tunnel oxide film, a nitride oxide film, and an oxide film.
After experiments with an FLOTOX type E
2
PROM having the above-described structure and examination of the results, the present inventors obtained the following conclusion. A tunnel oxide film generally has a thickness as small as 50 to 150 Å. For this reason, if the concentration of an impurity, e.g., phosphorus, of a floating gate on the tunnel oxide film is excessively high, phosphorus is introduced into the tunnel insulating film. It was found, therefore, that the withstand voltage of the tunnel insulating film with respect to electron injection was lowered, and the number of times of rewriting was reduced due to breakdown of the tunnel insulating film. In addition, variations in rewriting amount occurred.
In contrast to this, if the concentration of phosphorus of the floating gate is decreased, introduction of the impurity into the tunnel insulating film is suppressed, and the above problem may be solved. However, in the above-described conventional technique, the impurity concentration of the floating gate is not designed to be low, but is set to be high instead due to the following reasons.
In E
2
PROMs, a polyoxide film obtained by oxidizing a floating gate is generally used as an insulating film between the floating gate and a control gate. If the phosphorus concentration of the floating gate is low when it is oxidized, the asperity of a surface of the floating gate upon oxidation is increased. In addition, a polyoxide film at an edge portion of the floating gate is made thinner, and the edge portion is made further acute, thereby decreasing a withstand voltage between the floating gate and the control gate. The edge portion is especially susceptible to such influences, and hence a high voltage for rewriting the E
2
PROM cannot be applied.
In addition, if an oxidation temperature for forming a polyoxide film on the floating gate is increased, the withstand voltage tends to be increased. However, redistribution of an impurity of the tunnel insulating film in a transistor region occurs, and a problem is posed in terms of a high packing density for microfabrication.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a semiconductor memory device which can reliably suppress degradation in endurance characteristics, breakdown characteristics of a tunnel insulating film, and the like due to introduction of an impurity into the tunnel insulating film, and a method of manufacturing the same.
It is another object to provide a semiconductor memory device in which the withstand voltage of an oxide film between a floating gate and a control gate is increased without causing redistribution of an impurity in a tunnel insulating film.
It is still another object of the present invention to provide a method of manufacturing a semiconductor memory device wherein an impurity concentration of a floating gate formed in contact with a tunnel insulating film can be locally decreased.
According to a semiconductor memory device of the present invention wherein a tunnel insulating film obtained by setting the thickness of a portion of an insulating film to be small is arranged between a drain and a floating gate of a memory transistor, the impurity concentration of a portion of the floating gate, which is in contact with the tunnel insulating film, is set to be low, and the impurity concentration of portions other than the portion in contact with the tunnel insulating film is set to be higher than that of the low-concentration portion.
Such a semiconductor memory device is manufactured in the following manner. The manufacturing method comprises the steps of forming a first insulating film on a semiconductor substrate at a position corresponding to a tunnel region, forming a second insulating film having a thickness larger than that of the first insulating film so as to be in contact therewith, forming a floating gate in which a portion in contact with the first insulating film has a low impurity concentration, and an impurity concentration of other portions is set to be higher than that of the portion in contact with the first insulating film, and forming a control gate on the floating gate through a third insulating film.
REFERENCES:
patent: 4490900 (1985-01-01), Chiu
patent: 4688078 (1987-08-01), Hseih
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4764248 (1988-08-01), Bhattacherjee et al.
patent: 4776925 (1988-10-01), Fossum et al.
patent: 4778776 (1988-10-01), Tong et al.
patent: 4794562 (1988-12-01), Kato et al.
patent: 4812898 (1989-03-01), Sumihiro
patent: 4833096 (1989-05-01), Huang et al.
patent: 4855258 (1989-08-01), Allman et al.
patent: 4868619 (1989-09-01), Mukherjee et al.
patent: 4894353 (1990-01-01), Ibok
patent: 4958321 (1990-09-01), Chang
patent: 4980307 (1990-12-01), Ito et al.
patent: 5008208 (1991-04-01), Liu et al.
patent: 5017979 (1991-05-01), Fujii et al.
patent: 5023206 (1991-06-01), Freeman
patent: 5028560 (1991-07-01), Tsukamoto et al.
patent: 5063423 (1991-11-01), Fujii et al.
patent: 5103274 (1992-04-01), Tang et al.
patent: 5110753 (1992-05-01), Gill et al.
patent: 5147813 (1992-09-01), Woo
patent: 5229631 (1993-07-01), Woo
patent: 5403786 (1995-04-01), Hori
patent: 5470771 (1995-11-01), Fujii et al.
patent: 5639679 (1997-06-01), Muramatu
patent: 1696625 (1972-11-01), None
patent: 0006706 (1980-01-01), None
patent: 0086372 (1983-01-01), None
patent: 55-153339 (1980-11-01), None
patent: 5-893289 (1983-06-01), None
patent: 61-222175 (1986-02-01), None
patent: 0084868 (1986-04-01), None
patent: 6-245129 (1987-02-01), None
patent: 62-219528 (1987-09-01), None
patent: 6-362382 (1988-03-01), None
patent: 6364062 (1988-12-01), None
patent: 6-364062 (1988-12-01), None
patent: 63-318162 (1988-12-01), None
patent: 6-437027 (1989-02-01), None
patent: 1117332 (1989-05-01), None
patent: 1-180361 (1989-10-01), None
patent: 2-18934 (1990-01-01), None
patent: 2-150029 (1990-06-01), None
patent: 8302199 (1983-06-01), None
Solid State Science and Tech., 88-10; IEEE Transactions on Electron Devices, vol. 35, No. 7, Jul. 1988; IEEE Transactions on Electron Devices, vol. 35, No. 10, Oct. 1988.
Electrical Properties of Nitrided-Oxide Systems for Use in Gate Dielectrics and EEPROM, J. Vac. Sci. Techn. 35(3), May/Jun. 1987.
Ghandi, “VLSI Fabrication Principles”, 1983, pp. 425-431, John Wiley and Sons publisher, New York.
Chen, “Threshold-Alterable S1-Gate Mos Device,” IEEE Transactions on Electron Devices, vol. ED-74, No. 5, May 1977, pp. 582-584.
Yau, “Determination of the Fowler-Nordheim Tunneling Barrier from Nitride to Oxide: Nitride Dual Dielectric,” IEEE Electron Device Letters, Vol. EDE-7, No. 6 Jun. 1986, pp. 365-367.
Jeng et al., “Properties of thin oxynitrid
Fujii Tetsuo
Kuroyanagi Akira
Sakai Minekazu
Nelms David
Nhu David
Nippondenso Corporation
Pillsbury & Winthrop LLP
LandOfFree
Semiconductor memory device and method of manufacturing the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and method of manufacturing the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method of manufacturing the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2885789