Semiconductor memory device and layout method thereof

Details Semiconductor memory device and layout method thereof Semiconductor memory device and layout method thereof

2006-07-11

2006-07-11

Phan, Trong (Department: 2827)

Static information storage and retrieval

Powering

C365S189070, C365S230060

Reexamination Certificate

active

07075849

ABSTRACT:
Embodiments of the invention provide drivers from active internal voltage generating circuits on both sides of the internal voltage generating lines, therefore a voltage level of the internal voltage generating lines can quickly and uniformly reach a desired internal voltage level. Other embodiments of the invention are described in the claims.

REFERENCES:
patent: 5396113 (1995-03-01), Park et al.
patent: 5814851 (1998-09-01), Suh
patent: 5862096 (1999-01-01), Yasuda et al.
patent: 6021082 (2000-02-01), Shirai
patent: 6064621 (2000-05-01), Tanizaki et al.
patent: 6314035 (2001-11-01), Kitade et al.
patent: 6385115 (2002-05-01), Nakai
patent: 6496438 (2002-12-01), Saito
patent: 6504783 (2003-01-01), Jo
patent: 6535447 (2003-03-01), Kim et al.
patent: 6549480 (2003-04-01), Hosogane et al.
patent: 6560158 (2003-05-01), Choi et al.
patent: 6680875 (2004-01-01), Horiguchi et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device and layout method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and layout method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and layout method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3582679