Semiconductor memory device and its test method

Details Semiconductor memory device and its test method Semiconductor memory device and its test method

2008-10-22

2009-12-01

Nguyen, Dang T (Department: 2824)

Static information storage and retrieval

Read/write circuit

Testing

C365S189080, C365S241000

Reexamination Certificate

active

07626876

ABSTRACT:
A test circuit is connected to a memory core integrated unit of SRAM. When the memory core integrated unit is to be tested, a test start signal is set to a high level so that one of a bit line and an inverted bit line is used for data write and the test circuit sets data to this selected bit line. The other bit line is used for data read, and the written data is set to this bit line in the normal operation. Whether each memory core is not defective is judged by EOR which confirms data set to the bit line and data set to the inverted bit line are mutually inverted each other. A test method is realized which can test a defect of each memory core of a semiconductor memory such as SRAM in a short time.

REFERENCES:
patent: 6166979 (2000-12-01), Miyamoto
patent: 6181640 (2001-01-01), Kang
patent: 6515922 (2003-02-01), Yamagata
patent: 2003/0103395 (2003-06-01), Ooishi
patent: 2005/0063238 (2005-03-01), Nambu et al.
patent: 4344399 (1992-11-01), None
patent: 11066889 (1999-03-01), None
patent: 2001023400 (2001-01-01), None
patent: 2001210095 (2001-08-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device and its test method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and its test method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and its test method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4124910