Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2009-01-13
2010-11-23
Yoha, Connie C (Department: 2827)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S189110, C365S203000, C365S230060
Reexamination Certificate
active
07839711
ABSTRACT:
A memory including; cells, wherein a refresh operation includes a first refresh and a second refresh, in the first refresh, a first potential higher than a gate potential in a retention is applied to the gate in a state having a source potential applied to the drain, and thereafter the gate potential in the retention is applied to the gate, thereby a first current passes to the cell, and in the second refresh, a second potential higher than a gate potential in the retention is applied to the gate, and a third potential higher than the gate potential in the retention is applied to the drain, thereby a second current passes to the cell, and a state of the cell is shifted to an equilibrium state in which amounts of the first and the second currents flowing during one cycle becomes substantially equal.
REFERENCES:
patent: 6847566 (2005-01-01), Han et al.
patent: 6982918 (2006-01-01), Fazan et al.
patent: 7170807 (2007-01-01), Fazan et al.
patent: 7440329 (2008-10-01), Ohsawa
patent: 2008/0316849 (2008-12-01), Ohsawa
U.S. Appl. No. 12/243,195, filed Oct. 1, 2008, Takashi Ohsawa, et al.
S. Okhonin, et al., “Principles of Transient Charge Pumping on Partially Depleted SOI MOSFETs”, IEEE Electron Device Letters, vol. 23, No. 5, May 2002, pp. 279-281.
Guido Groeseneken, et al., “A Reliable Approach to Charge-Pumping Measurements in MOS Transistors”, IEEE Transactions on Electron Devices, vol. ED-31, No. 1, Jan. 1984, pp. 42-53.
P. Fazan, et al., “A New Block Refresh Concept for SOI Floating Body Memories”, IEEE International SOI Conference, 2003, pp. 15 and 16.
Higashi Tomoki
Ohsawa Takashi
Kabushiki Kaisha Toshiba
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Yoha Connie C
LandOfFree
Semiconductor memory device and driving method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and driving method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and driving method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4157282