Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
1999-10-01
2001-02-20
Dinh, Son T. (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S063000
Reexamination Certificate
active
06191996
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor memory device and a data transmission method thereof, and more particularly to a semiconductor memory device capable of a high speed transmission of data in a row unit or in (1
)-row unit data and a data transmission method thereof.
Recently, the requirements for improvement in high speed operation of a large capacity main memory and for a response to increasing high frequency have been on the increase. Notwithstanding, it seems difficult to further more improve the high speed performance of the conventional dynamic random access memory used as a main memory. It was proposed to mount a high speed memory in the main memory, so that the high speed memory performs high speed data transmissions to external device whilst the dynamic random access memory serves to provide a large memory capacity. Namely, the main memory has a multi-level structure responsible for not only the large memory capacity but also the high speed performance.
Operational cycle of the dynamic random access memory is slower than operational cycle of the high speed memory in the dynamic random access memory. It is necessary to increase the number of bits for data transmissions between the high speed memory and the dynamic random access memory, so that a large amount of data transmission between the high speed memory and the dynamic random access memory can be realized and also a gap or a difference in operational speed between the high speed memory and the dynamic random access memory can be compensated,
Further, the high speed memory is much smaller in memory capacity than the dynamic random access memory, for which reason effective use of the high speed memory needs to allow data transmissions between the high speed memory and the dynamic random access memory.
In order to achieve the above requirement, it is necessary to inter-connect a large number of sense amplifiers of the dynamic random access memory to a large number of the high speed memories, for which reason a total length of the inter-connections between the sense amplifiers and the high speed memories is so long. The increase in the length of the inter-connections causes an increase in parasitic capacitance of the interconnections. This increase in parasitic capacitance of the interconnections requires increasing driving ability to the high speed memories for data transmissions from the high speed memories to memory cells of the dynamic random access memory through bit lines. The increase in parasitic capacitance of the interconnections makes it necessary to take a longer data transmission time.
Thus, data having been transmitted from the high speed memories are amplified by sense amplifiers of the dynamic random access memory so that amplified data are written into memory cells of the dynamic random access memory. For this purpose, it is necessary that bit lines of the dynamic random access memory are subjected to balance/pre-charge prior to the data transmission, or necessary to inhibit previous amplification to the bit lines by the sense amplifiers.
In the above circumstances, it had been required to develop a novel semiconductor memory device and a data transmission method free from the above problem.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a novel semiconductor memory device free from the above problems.
It is a further object of the present invention to provide a novel semiconductor memory device capable of high speed transmission of many data in row unit.
It is a still further object of the present invention to provide a novel semiconductor memory device having a data transmission bus with an increased parasitic capacitance for allowing charges to be charged to the data transmission bus in order to realize a high speed data transmission.
It is yet a further object of the present invention to provide a novel semiconductor memory device capable of carrying out data reading operation and data transmission operation concurrently.
It is further more object of the present invention to provide a novel semiconductor memory device capable of exhibiting an improved data transmission speed and having an increased degree of freedom of transmission timing.
It is moreover object of the present invention to provide a novel data transmission method of a semiconductor memory device free from the above problems.
It is another object of the present invention to provide a novel data transmission method of a semiconductor memory device for high speed transmission of many data in row unit.
It is still another object of the present invention to provide a novel data transmission method of a semiconductor memory device having a data transmission bus with an increased parasitic capacitance for allowing charges to be charged to the data transmission bus in order to realize a high speed data transmission.
It is yet another object of the present invention to provide a novel data transmission method of a semiconductor memory device capable of carrying out data reading operation and data transmission operation concurrently.
It is further another object of the present invention to provide a novel data transmission method of a semiconductor memory device capable of exhibiting an improved data transmission speed and having an increased degree of freedom of transmission timing.
The present invention provides a semiconductor memory device having a dynamic random access memory and a static random access memory for transmissions of data between the dynamic random access memory and the static random access memory, wherein there are provided a plurality of dynamic random access memory arrays, each of which comprises a pair of a dynamic random access memory cell array and a sense amplifier for data read/write operation to the dynamic random access memory cell array, and there is provided at least a static random access memory array, and the plurality of dynamic random access memory arrays and the at least a static random access memory array are connected through at least a data transmission bus.
The above and other objects, features and advantages of the present invention will be apparent from the following descriptions,
REFERENCES:
patent: 5699314 (1997-12-01), Hush et al.
patent: 5726947 (1998-03-01), Yamazaki et al.
patent: 5829027 (1998-10-01), Goodrum
patent: 5844856 (1998-12-01), Taylor
Dinh Son T.
NEC Corporation
Young & Thompson
LandOfFree
Semiconductor memory device and data transmission method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and data transmission method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and data transmission method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2574973