Semiconductor memory device allowing test regardless of spare ce

Static information storage and retrieval – Read/write circuit – Bad bit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518905, 36523008, G11C 700, G11C 1604, G11C 800

Patent

active

059700041

ABSTRACT:
A semiconductor memory device according to the present invention includes a block determining portion determining a difference in arrangement between a normal cell and a spare cell which replaces it, a data scramble controlling circuit generating a scramble ON signal when a normal cell is replaced by a spare cell and the spare cell stores inverted data, a scramble circuit inverting data to be written in response to the scramble ON signal, and a scramble circuit inverting data to be read in response to the scramble ON signal.

REFERENCES:
patent: 5559741 (1996-09-01), Sobue
patent: 5748641 (1998-05-01), Ohsawa

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device allowing test regardless of spare ce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device allowing test regardless of spare ce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device allowing test regardless of spare ce will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2064868

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.