Semiconductor memory device

Static information storage and retrieval – Systems using particular element – Flip-flop

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S051000, C365S063000, C365S189170

Reexamination Certificate

active

07907439

ABSTRACT:
A semiconductor memory device comprises a plurality of cell arrays, each cell array containing a plurality of word lines, a plurality of bit lines crossing the word lines, and memory cells connected at intersections of the word lines and bit lines, the cell arrays arranged along the bit line; a plurality of bit line gates provided between the cell arrays and each operative to establish a connection between the bit lines in adjacent cell arrays; and a controlling circuit operative to form a data transfer path via the connection between the bit lines formed through the bit line gate when the controlling circuit accesses to the memory cell.

REFERENCES:
patent: 6335896 (2002-01-01), Wahlstrom
patent: 6483765 (2002-11-01), Han
John Wuu, et al., “The Asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium® -Family Processor”, IEEE International Solid-State Circuits Conference, 2005, pp. 488-489 and 618.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2770527

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.