Semiconductor memory device

Static information storage and retrieval – Read/write circuit – Data refresh

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S233100, C365S233110

Reexamination Certificate

active

07898891

ABSTRACT:
A semiconductor memory device includes a charge pumping circuit, a level sensor, an oscillator, and a pumping control signal generator. The charge pumping circuit performs a negative-pumping operation to an external power in order to generate an internal voltage having a level lower than the external power. The level sensor senses a level of the internal voltage corresponding to a level of an adjusted reference voltage during a refresh mode. The oscillator generates a period signal in response to a sensing signal of the level sensor. The pumping control signal generator controls the operation of the charge pumping circuit in response to the period signal.

REFERENCES:
patent: 5990729 (1999-11-01), Kozuka et al.
patent: 2007/0153611 (2007-07-01), Lee
patent: 1020040100439 (2004-12-01), None
Notice of Allowance issued from Korean Intellectual Property Office on Sep. 26, 2009.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2761908

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.