Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1995-06-05

1996-08-06

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Data refresh

36523003, G11C 1300

Patent

active

055441211

ABSTRACT:
A semiconductor memory device includes a DRAM, an SRAM and a bi-direction transfer gate circuit provided between SRAM and DRAM. SRAM array includes a plurality of sets of word lines. Each set is provided in each row of SRAM array and each word line in each set is connected to a different group of memory cells of an associated row. An address signal for the SRAM and an address signal for the DRAM are separately applied to an address buffer. The semiconductor memory device further includes an additional function control circuit for realizing a burst mode and a sleep mode. A data transfer path from DRAM to the SRAM and a data transfer path from the SRAM to the DRAM are separately provided in the bi-directional transfer gate circuit. Data writing paths and data reading paths are separately provided in the DRAM array. By the above described structure, operation of the buffer circuit is stopped in the sleep mode, reducing power consumption. Since data writing path and data reading path are separately provided in the DRAM array, addresses to the DRAM array can be applied in non-multiplexed manner, so that data can be transferred at high speed from the DRAM array to the SRAM array, enabling high speed operation even at a cache miss.

REFERENCES:
patent: 3031340 (1962-04-01), Girardot
patent: 3149409 (1964-09-01), Maruhn
patent: 3364976 (1968-01-01), Reding et al.
patent: 3396777 (1968-08-01), Reding, Jr.
patent: 3547180 (1970-12-01), Cochran et al.
patent: 3608170 (1971-09-01), Larson et al.
patent: 3718441 (1973-02-01), Landingham
patent: 3864154 (1975-02-01), Gazza et al.
patent: 3868267 (1975-02-01), Gazza et al.
patent: 3915699 (1975-10-01), Umehara et al.
patent: 3969553 (1976-07-01), Kondo et al.
patent: 3970136 (1976-07-01), Cannell et al.
patent: 4082864 (1978-04-01), Kendall et al.
patent: 4232091 (1980-11-01), Grimshaw et al.
patent: 4376803 (1983-03-01), Katzman
patent: 4376804 (1983-03-01), Katzman
patent: 4450207 (1984-05-01), Donomoto et al.
patent: 4473103 (1984-09-01), Kenney et al.
patent: 4559246 (1985-12-01), Jones
patent: 4570316 (1986-02-01), Sakamaki et al.
patent: 4630665 (1986-12-01), Novak et al.
patent: 4657065 (1987-04-01), Wada et al.
patent: 4660180 (1987-04-01), Tanimura et al.
patent: 4662429 (1987-05-01), Wada et al.
patent: 4673435 (1987-06-01), Yamaguchi et al.
patent: 4713111 (1987-12-01), Cameron et al.
patent: 4753690 (1988-06-01), Wada et al.
patent: 4777097 (1988-10-01), Kubo et al.
patent: 4802129 (1989-01-01), Hoekstra et al.
patent: 4802524 (1989-02-01), Donomoto
patent: 4809156 (1989-02-01), Taber
patent: 4828008 (1989-05-01), White et al.
patent: 4837744 (1989-06-01), Marquot
patent: 4871008 (1989-10-01), Dwivedi et al.
patent: 4912630 (1990-03-01), Cochcroft, Jr.
patent: 4932099 (1990-06-01), Corwin
patent: 4943960 (1990-07-01), Kamatsu et al.
patent: 4953131 (1990-08-01), Purdham et al.
patent: 4970418 (1990-11-01), Masterson
patent: 4977538 (1990-12-01), Anami et al.
patent: 4984206 (1991-01-01), Kamatsu et al.
patent: 5471430 (1995-11-01), Sawada et al.
Arimoto et al., "A Circuit Design of Intelligent Cache DRAM With Automatic Write-Back Capability", IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 560-565.
Amitai et al., "Burst Mode Memories Improve Cache Design", IRE Wescon Convention Record, Oct. 1990, pp. 29-32.
Kung et al., "An 8KX8 Dynamic RAM with Self-Refresh", IEEE Journal of Solid-State Circuits, vol. 17, No. 5, Oct. 1982, New York, U.S., pp. 863-871.
Yamada et al., "A 64Kbit MOS Dynamic RAM with Auto/Self Refresh Functions" Electronics and Communications In Japan, vol. 66, No. 1, Jan. 1983, Silver Spring, MD, U.S., pp. 103-110.
Hidaka et al., "The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory", IEEE Micro, vol. 10, No. 2, Apr. 1990, New York, U.S., pp. 14-25.
F. Delannay, L. Froyen, and A. Deruyttere, "Review: The Wetting of Solids by Molten Metals and Its Relation to the Preparation of Metal-Matrix Composites", Journal of Materials Science, vol. 22, No. 1, pp. 1-16, Jan. 1987.
G. R. Edwards and D. L. Olson, "The Infiltration Kinetics of Aluminum in Silicon Carbide Compacts", Annual Report from Center for Welding Research, Colorado School of Mines, under ONR Contract No. M00014-85-K-0451, DTIC Report AD-A184 682, Jul. 1987.
A. Mortensen, M. N. Gungor, J. A. Cornie, and M. C. Flemings "Alloy Microstructures in Cast Metal Matrix Composites", Journal of Metals, vol. 38, No. 3, pp. 30-35, Mar. 1986.
A. Mortensen, J. A. Cornie, and M. C. Flemings, "Solidification Processing of Metal-Matrix Composites", Journal of Metals, vol. 40, No. 2, pp. 12-19, Feb. 1988.
B. D. Sparks and F. W. Meadus, "The Development of an Infiltrated Lead/Iron Composite Material For Use as a Non-toxic Bird Shot", Composites, pp. 37-39, Jan. 1978.

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2197133