Static information storage and retrieval – Addressing – Sync/clocking
Patent
1995-10-13
1997-06-17
Dinh, Son T.
Static information storage and retrieval
Addressing
Sync/clocking
365190, 365194, 365202, 365203, 365207, 36523003, G11C 700
Patent
active
056403631
ABSTRACT:
The present invention semiconductor memory device includes common signal lines from which memory cell data is read and an amplifier for detecting a potential difference between these common signal lines, wherein equalization of the common signal lines is started when a potential difference required for an operation of the amplifier is generated on the common signal lines.
Also, a semiconductor memory device having a plurality of memory cell arrays includes first common signal lines for reading memory cell data and second common signal lines having the first common signal lines connected thereto. The first common signal lines are operated in an activated state only after a writing operation, whereby access time of the semiconductor device can be shortened.
REFERENCES:
patent: 5343432 (1994-08-01), Matsuo et al.
patent: 5392249 (1995-02-01), Kan
IEEE Journal of Solid-State Circuits, vol. SC-19, No. 6, Dec. 1984, S. 1008 - 1013.
Aoki Makiko
Furutani Kiyohiro
Yamauchi Tadaaki
Dinh Son T.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2163009