Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1998-12-28
2000-10-24
Nelms, David
Static information storage and retrieval
Read/write circuit
Bad bit
36523003, G11C 700
Patent
active
061377368
ABSTRACT:
The present invention provides a semiconductor memory device having a block selective line selecting circuit connected to a plurality of block selective common lines, each of which is commonly connected to both corresponding normal and redundant memory cell blocks in normal and redundant memory cell arrays, wherein the block selective line selecting circuit is switched into a first state to permit transmissions of decoded normal row address signals having informations of designating a normal row address to which a normal memory cell to be selected belongs when a non-defective normal memory cell is selected in the normal memory cell array, and also the block selective line selecting circuit is switched into a second state to permit transmissions of decoded redundant row address signals having informations of designating a redundant row address to which a redundant memory cell to be selected belongs when a defective normal memory cell is selected in the normal memory cell array.
REFERENCES:
patent: 5576633 (1996-11-01), Rountree et al.
NEC Corporation
Nelms David
Tran M.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1971622