Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1981-07-02

1983-09-06

Fears, Terrell W.

Static information storage and retrieval

Systems using particular element

Semiconductive

357 22, 357 23, G11C 1140, H01L 2978

Patent

active

044033079

DESCRIPTION:

BRIEF SUMMARY
BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor memory device composed of double gate type field effect transistors having control gates and floating gates for accumulating charges. Moreover, it relates to a semiconductor memory device which assures high charge injection efficiency and also high read-out efficiency.
Some nonvolatile semiconductor memory devices use double gate type field effect transistors as the memory elements. FIG. 1 shows a sectional view of the conventional double gate type field effect transistor. The structure and principle or operation of a transistor of this type are disclosed in U.S. Pat. No. 3,984,822.
The transistor shown in FIG. 1 includes, on a silicon semiconductor substrate 10 of the one conductivity type (P type), a source region 11 of the opposite conductivity type (N type), a drain region 12, an electrically floating gate 13, and a control gate 15. The reference numeral 14 is an insulating layer (silicon oxide), while 16 represents lead-out electrodes connected to the source 11 and drain 12. Reference number 17 is a high concentration region of the first conductivity type (P type).
The operation of this transistor as a memory element is explained hereunder.
(a) Injection of charge into the floating gate as the write operation:
First, the substrate 10 and source region 11 are set to the same potential (ground potential), and a positive voltage of about 15 V, for example, is applied to the drain region 12 while a positive voltage of about 20 V (write voltage), for example, is applied to the control gate 15. In this condition, the transistor is fully saturated, and the channel between the source region 11 and drain region 12 is in the pinch-off condition and the carriers of the channel are sufficiently accelerated by the high electrical field in the depletion layer between the pinch-off point and the drain region 12 to cause impact ionization. As a result, the avalanche phenomenon of electrons occurs. In this condition, a many carriers (hot carriers) having a high energy exists in the depletion layer between the pinch-off point and the drain region 12. The hot electrons having an energy higher in amount than the energy barrier between the substrate 10 and insulating layer 14 move in the insulating layer 14 due to the field between the control gate 15 and substrate 10 and then are injected into the floating gate 13.
In case the substrate 10 is N type and both source region 11 and drain region 12 are P type, the direction of the field is inverted from the abovementioned operation and holes are injected into the floating gate 13. Once the charge is injected into the floating gate 13, such charge is accumulated semi-permanently in the floating gate 13. The difference of conductivity of the channel of the transistor due to the existence of the accumulated charge is used as the stored information.
(b) Read-out operation:
When electrons are accumulated in the floating gate 13, the threshold voltage becomes high. Therefore, an intermediate voltage (read-out voltage) between the threshold voltage when no electrons are accumulated and that when electrons are accumulated is applied to the control gate 15. The transistor has a low conductivity or is not conductive when electrons are accumulated in the floating gate 13, or has a high conductivity when electrons are not accumulated.
(c) Erasure or removal of charges:
Charges can be removed by irrading the transistor with ultra-violet rays and other electromagnetic waves or radioactive rays.
In the prior art in order to more efficiently execute the write operation explained above, the high concentration region 17 (of the same conductivity type (P type) as the substrate 10) is formed on the substrate 10 between the source region 11 and drain region 12. Formation of this high concentration region 17 narrow the depletion layer existing in the channel near the drain region at the time of the write operation. Therefore, the electrical field in the depletion layer is intensified and as a result the energy of carrie

REFERENCES:
patent: 4257056 (1981-03-01), Shum

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1595363