Semiconductor memory device

Static information storage and retrieval – Read/write circuit – Differential sensing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365205, G11C 702

Patent

active

046807357

ABSTRACT:
A sense amplifier comprising a flip-flop circuit is provided for each bit line pair. A first transistor is connected between the flip-flop circuit and V.sub.DD power source. A second transistor is connected between the flip-flop circuit and ground. A control signal for controlling the active state of the flip-flop is applied to the gate of the first transistor, with a minimum time delay. The control signal is also applied to the gate of the second transistor, with a time delay corresponding to that caused by the word line. The timing for rendering each flip-flop circuit in the active state is substantially coincident with the optimum timing of a change in potential on each corresponding bit line.

REFERENCES:
patent: 4169233 (1979-09-01), Haraszti
patent: 4558241 (1985-12-01), Suzuki et al.
K. Natori, et al., "A 34 ns 256K Dram," IEEE International Solid-State Circuits Conference, ISSCC Digest of Technical Papers, p. 232-233, 1983.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1431502

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.