Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1995-12-21
1998-02-03
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Bad bit
36518901, 365210, G11C 1300
Patent
active
057152020
ABSTRACT:
A semiconductor memory device includes memory cell array blocks and row spare cell groups provided for the memory cell array blocks adjacent to each other and each of the row spare cell groups having a plurality of spare cells for relieving defective memory cells in the adjacent memory cell array blocks. The row spare cell groups are shared by the plurality of adjacent memory cell array blocks, hence the spare cells are allocated corresponding to the defective cells found in the memory cell array blocks, thus enhancing a relieving rate by a redundancy circuit.
REFERENCES:
patent: 5446692 (1995-08-01), Haraguchi et al.
patent: 5450361 (1995-09-01), Iwahashi et al.
Fears Terrell W.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-668769