Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2008-03-31
2010-02-02
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S154000, C365S230030
Reexamination Certificate
active
07656733
ABSTRACT:
This invention provides a semiconductor memory device with enhanced speed performance or enabling timing adjustment reflected in characteristic variation of memory cells, adapted to suppress an increase in the number of circuit elements. A write dummy bit section comprises a first dummy line and a second dummy line corresponding to complementary bit lines and a plurality of first dummy cells formed to be similar in shape to static memory cells, wherein a write current path is coupled between the first dummy line and the second dummy line. In the write dummy bit section, one voltage level is input to the first dummy line through driver MOSFETs in relation to write signal inputs to the static memory cells and a signal change in the second dummy line precharged at the other voltage level is sensed and output. A timing control circuit deselects a word line selected by an output signal from the write dummy bit section.
REFERENCES:
patent: 2007/0280022 (2007-12-01), Nguyen et al.
patent: 2008/0112245 (2008-05-01), Ostermayr et al.
patent: 2006-004463 (2006-01-01), None
Sato Hajime
Shinozaki Masao
Hoang Huan
Miles & Stockbridge P.C.
Renesas Technology Corp.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4233224