Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-11-10
2010-11-02
Baderman, Scott T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S762000
Reexamination Certificate
active
07827463
ABSTRACT:
In a semiconductor memory device having an error-correction function: one or both of a portion of a set of data bits and a set of parity bits based on the set of data bits are held, where the set of data bits and the set of parity bits constitute a code for error correction and are written in memory cells in the leading write cycle in a burst write operation. The set of parity bits written in memory cells in the leading write cycle is updated in the final write cycle on the basis of the portion of the set of data bits and/or the set of parity bits, and another set of data bits required to be written in the final write cycle in the memory cells at the address at which the above portion is written in the leading write cycle.
REFERENCES:
patent: 4291406 (1981-09-01), Bahl et al.
patent: 4321704 (1982-03-01), Lemoine
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5781918 (1998-07-01), Lieberman et al.
patent: 6697992 (2004-02-01), Ito et al.
patent: 04-291084 (1992-10-01), None
patent: 2002-056671 (2002-02-01), None
Kawabata Kuninori
Kikutake Akira
Nakamura Toshikazu
Otsuka Shuzo
Ahmed Enam
Baderman Scott T
Fujitsu Patent Center
Fujitsu Semiconductor Limited
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186552