Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2008-06-28
2010-06-22
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S189120, C365S189020
Reexamination Certificate
active
07742349
ABSTRACT:
A circuit can control a bit rate of information output from a multi-purpose register (MPR) of a semiconductor memory device in a test mode, thereby reducing current consumption for outputting information in a multi-purpose register (MPR). The semiconductor memory device includes a multi-purpose register configured separately to store a plurality of information, and to control a bit rate of the stored information in a test mode, each of the information having multiple bits, and a connection selector configured selectively to connect an output terminal of the multi-purpose register to one of a number of global lines according to an operation mode.
REFERENCES:
patent: 6898139 (2005-05-01), Lee et al.
patent: 2006/0010292 (2006-01-01), DeVale et al.
patent: 2007/0168631 (2007-07-01), Heo
patent: 2001-256062 (2001-09-01), None
patent: 2004-362215 (2004-12-01), None
patent: 1020040104903 (2004-12-01), None
patent: 100719181 (2007-05-01), None
patent: 100719377 (2007-05-01), None
Notice of Preliminary Rejection issued from Korean Intellectual Property Office on Aug. 28, 2009 with an English Translation.
Jeong Chun-Seok
Shin Beom-Ju
Dinh Son
Hynix / Semiconductor Inc.
IP & T Law Firm PLC
Nguyen Nam
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4163776