Semiconductor memory device

Static information storage and retrieval – Addressing – Multiple port access

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S154000

Reexamination Certificate

active

07580317

ABSTRACT:
A semiconductor memory circuit includes first and second bit lines making a first pair, third and fourth bit lines making a second pair, a memory cell having a first inverter coupled between the first pair, a second inverter coupled between the second pair, a third inverter coupled between first and third bit lines and a fourth inverter coupled between second and fourth bit lines. The memory cell further includes a first access switch inserted between first bit line and the first inverter, second access switch inserted between second bit line and the second inverter, third access switch inserted between third bit line and the third inverter and fourth access switch inserted between fourth bit line and the fourth inverter.

REFERENCES:
patent: 5477489 (1995-12-01), Wiedmann
patent: 6430083 (2002-08-01), Lu et al.
patent: 6999372 (2006-02-01), Takayanagi
patent: 7042792 (2006-05-01), Lee et al.
patent: 5-299621 (1993-11-01), None
patent: 2005-346837 (2005-12-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4087115

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.