Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

2008-03-25

2008-03-25

Le, Thong Q. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Including reference or bias voltage generator

C365S203000, C365S231000, C365S230060

Reexamination Certificate

active

11492176

ABSTRACT:
In a memory cell array, source lines are provided so that each of the source lines is connected to ones of memory cells which belong to adjacent two rows and a plurality of source bias control circuits for supplying a source bias potential which is higher than a ground potential and lower than a power supply potential are provided so as to correspond to the source lines, respectively. In an active period, the source bias control circuits perform potential control so that one or more of the source lines selected by row predecoders which are not connected to one of the memory cells which is to be read out are controlled to be in a state where the source bias potential is supplied.

REFERENCES:
patent: 6373745 (2002-04-01), Saito et al.
patent: 6496417 (2002-12-01), Shiau et al.
patent: 7099199 (2006-08-01), Seki et al.
patent: 2003/0002347 (2003-01-01), Seki et al.
patent: 2004/0125681 (2004-07-01), Yamaoka et al.
patent: 2003-031749 (2003-01-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3909012