Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2007-09-25
2007-09-25
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S189070
Reexamination Certificate
active
11419261
ABSTRACT:
Disclosed is a semiconductor memory device equipped with an on-chip comparison and latching function, including a latch circuit which receives a comparison result signal, output from a compare circuit receiving read data signals from plural data bus signals and an input data signal from outside and comparing whether or not the signals coincide with each other, to output the result of latching of the fail information based on a control signal. The latch circuit latches and outputs the fail information of a preset number bit output from the compare circuit during the time when a control signal for latching and outputting the fail information is in active state.
REFERENCES:
patent: 5777932 (1998-07-01), Chonan
patent: 5914964 (1999-06-01), Saito et al.
patent: 5925142 (1999-07-01), Raad et al.
patent: 6317368 (2001-11-01), Taito et al.
patent: 6550026 (2003-04-01), Wright et al.
patent: 6967878 (2005-11-01), Dono
patent: 2004/0213056 (2004-10-01), Fujima
patent: 09-128998 (1997-05-01), None
patent: 2003-257194 (2003-09-01), None
patent: 2004-039123 (2004-02-01), None
patent: 2004-303354 (2004-10-01), None
Elpida Memory Inc.
Le Vu A.
Whitham Curtis Christofferson & Cook PC
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3781771