Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2006-02-14
2006-02-14
Mai, Son (Department: 2827)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S156000, C365S190000
Reexamination Certificate
active
06999367
ABSTRACT:
A semiconductor memory device includes word lines, bit line pairs, memory cells1, bit line precharge circuits2, and write amplifiers3, as well as a dummy word line, a dummy bit line pair, dummy memory cells1a, 1b, and1c, and a memory cell storing node detection circuit6. Through the action of the dummy memory cells1band1c, it is ensured that the write timing for the dummy memory cell1ais substantially identical to the write timing for the memory cells1. Based on changes in the states of storing nodes S1and S2included in the dummy memory cell1a, the memory cell storing node detection circuit6generates a write completion signal WRST. As a result, a semiconductor memory device having an optimized write timing and low power consumption is provided.
REFERENCES:
patent: 4712194 (1987-12-01), Yamaguchi et al.
patent: 5043945 (1991-08-01), Bader
patent: 5495449 (1996-02-01), Park
patent: 5946264 (1999-08-01), McClure
patent: 6088279 (2000-07-01), Ishii
patent: 6130846 (2000-10-01), Hori et al.
patent: 6333881 (2001-12-01), Kusunoki et al.
patent: 11-096768 (1999-04-01), None
patent: 2002-367377 (2002-12-01), None
Mai Son
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3686427