Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1995-06-05

1996-12-10

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

365233, G11C 1300

Patent

active

055838138

ABSTRACT:
A semiconductor memory device includes a DRAM, an SRAM and a bi-direction transfer gate circuit provided between SRAM and DRAM. SRAM array includes a plurality of sets of word lines. Each set is provided in each row of SRAM array and each word line in each set is connected to a different group of memory cells of an associated row. An address signal for the SRAM and an address signal for the DRAM are separately applied to an address buffer. The semiconductor memory device further includes an additional function control circuit for realizing a burst mode and a sleep mode. A data transfer path from DRAM to the SRAM and a data transfer path from the SRAM to the DRAM are separately provided in the bi-directional transfer gate circuit. Data writing paths and data reading paths are separately provided in the DRAM array. By the above described structure, operation of the buffer circuit is stopped in the sleep mode, reducing power consumption. Since data writing path and data reading path are separately provided in the DRAM array, addresses to the DRAM array can be applied in non-multiplexed manner, so that data can be transferred at high speed from the DRAM array to the SRAM array, enabling high speed operation even at a cache miss.

REFERENCES:
patent: 4660180 (1987-04-01), Tanimura et al.
patent: 4802129 (1989-01-01), Hoekstra et al.
patent: 4809156 (1989-02-01), Taber
patent: 4837744 (1989-06-01), Marquot
patent: 4912630 (1990-03-01), Cochcroft, Jr.
patent: 4943960 (1990-07-01), Komatsu et al.
patent: 4953131 (1990-08-01), Purdham et al.
patent: 4970418 (1990-11-01), Masterson
patent: 4977538 (1990-12-01), Anami et al.
patent: 4984206 (1991-01-01), Komatsu et al.
patent: 5515325 (1996-05-01), Wada
Arimoto eta l., "A Circuit Design of Intelligent Cache DRAM With Automatic Write-Back Capability", IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 560-565.
Amitai et al., "Burst Mode Memories Improve Cache Design", IRE Wescon Convention Record, Oct. 1990, pp. 29-32.
Kung et al., "An 8KX8 Dynamic RAM with Self-Refresh", IEEE Journal Of Solid-State Circuits, vol. 17, No. 5, Oct. 1982, New York, U.S., pp. 863-871.
Yamada et al., "A 64Kbit MOS Dynamic RAM with Auto/Self Refresh Functions" Electronics And Communications In Japan, vol. 66, No. 1, Jan. 1983, Silver Spring, MD, U.S., pp. 103-110.
Hidaka et al., "The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory", IEEE Micro, vol. 10, No. 2, Apr. 1990, New York, U.S., pp. 14-25.

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-429640