Semiconductor memory circuits

Details Semiconductor memory circuits Semiconductor memory circuits

1979-12-10

1982-06-01

Fears, Terrell W.

Static information storage and retrieval

Systems using particular element

Semiconductive

365149, 365154, 365174, 365203, G11C 1140

Patent

active

043331661

ABSTRACT:
A non-volatile semiconductor latch having at least one variable threshold FATMOS transistor in the cross-coupled latch branches. To accomplish non-volatile reading, the latch nodes (X.sub.1, X.sub.2) are briefly precharged positively so that when the precharging ends and the nodes descend towards the negative supply voltage, the FATMOS(s), by virtue of their varied thresholds, place the latch in its correct logic state dictated by an earlier non-volatile write operation. Precharging, by means of transistors Q.sub.7, Q.sub.8 in parallel with the complementary drivers or loads, and transistors Q.sub.9, Q.sub.10 in series with the drivers in the latch, negates the capacitive effects which can otherwise cause unpredictable non-volatile reading. It also enables non-volatile reading to occur independently from power switch-on--which was necessary with earlier non-volatile FATMOS-containing latches.

REFERENCES:
patent: 4271487 (1981-06-01), Craycraft et al.

Affiliated with

Also associated with

Rating

Semiconductor memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1852692