Static information storage and retrieval – Read/write circuit – Serial read/write
Reexamination Certificate
2006-11-08
2011-10-11
Tran, Michael (Department: 2827)
Static information storage and retrieval
Read/write circuit
Serial read/write
C365S189050
Reexamination Certificate
active
08036059
ABSTRACT:
A circuit arrangement for reading out data time delayed from a semiconductor memory comprises a common data input at which read data, which are read out of a semiconductor memory, are present and a data buffer FIFO for buffering the read data. The buffer FIFI comprises a plurality of FIFO modules each comprising a plurality of individual FIFO cells. Each FIFO module can be addressed via respective allocated first input and output pointers and each FIFO cell can be addressed via respective allocated second input and output pointers. The circuit arrangement further comprises a controllable read latency generator generating the first and second output pointers for driving the FIFO modules and FIFO cells with a read latency predetermined with reference to the first and second input pointers, respectively, and a common data output at which the read data are present time-delayed in dependence on the predetermined read latency.
REFERENCES:
patent: 6493794 (2002-12-01), Yamashita
patent: 2003/0188064 (2003-10-01), Dietrich et al.
patent: 2005/0286506 (2005-12-01), LaBerge
Economou John S.
Qimonda AG
Tran Michael
LandOfFree
Semiconductor memory circuit, circuit arrangement and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory circuit, circuit arrangement and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory circuit, circuit arrangement and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4282906