Semiconductor memory circuit apparatus

Details Semiconductor memory circuit apparatus Semiconductor memory circuit apparatus

1990-11-14

1993-08-31

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Differential sensing

365203, 36518901, G11C 700

Patent

active

052415066

ABSTRACT:
A random access memory (RAM) array has a dummy word line having a similar pattern to the word lines provided for the RAM cells. A transistor having the same channel width and channel length as one of the transistors in the RAM cells has its gate connected to the dummy word line. An inverter is formed of three transistors including the transistor having its gate connected to the dummy word line, with the output of the inverter connected to a capacitor. The capacitance of the capacitor is set close to the capacitance of a bus line of the RAM to adjust the dummy word line and the word lines of the RAM circuits to have the same transfer delay. If the capacitance of the capacitor is made slightly smaller than the bus line capacitance, the potential at the output of the inverter can be changed by this difference. The output of the inverter is detected, and can be used as a drive signal to drive a sense amplifier used to read the RAM cells. Further, the signal traveling through the dummy word line can be used as a precharge signal.

REFERENCES:
patent: 4982364 (1991-01-01), Iwahashi
patent: 5040148 (1991-08-01), Nakai et al.

Affiliated with

Also associated with

Rating

Semiconductor memory circuit apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory circuit apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory circuit apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2302922