Semiconductor memory apparatus formed of a plurality of small me

Details Semiconductor memory apparatus formed of a plurality of small me Semiconductor memory apparatus formed of a plurality of small me

1994-03-25

1995-05-23

Popek, Joseph A.

Static information storage and retrieval

Systems using particular element

Flip-flop

365190, 36523004, G11C 700

Patent

active

054187400

ABSTRACT:
A memory cell array is divided into a plurality of row sections in a column direction, and one main bit line is arranged between two adjacent columns. One pair of sub bit lines are arranged for each column of the row sections, and the pair of sub bit lines are connected to main bit lines exclusively of sub bit lines which are adjacent to the pair of sub bit lines in columns on both sides of the pair of bit lines. For this reason, the pitch of main bit lines can be set to be almost twice that of conventional main bit lines. Therefore, the time required for the charging/discharging operations of the bit lines can be shortened to increase the operating speed, reliability can be improved, and a yield can be increased.

REFERENCES:
patent: 5287323 (1994-02-01), Takahashi

Affiliated with

Also associated with

Rating

Semiconductor memory apparatus formed of a plurality of small me does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory apparatus formed of a plurality of small me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory apparatus formed of a plurality of small me will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2145340