Semiconductor memory and redundant circuit

Details Semiconductor memory and redundant circuit Semiconductor memory and redundant circuit

1999-08-24

2000-10-17

Nguyen, Tan T.

Static information storage and retrieval

Read/write circuit

Bad bit

3652257, G11C 700

Patent

active

061341592

ABSTRACT:
A semiconductor memory includes a memory array; data buses connected to the memory array; a plurality of data transmission circuits connected to the data buses one by one; and a buffer circuit connected to an outside device. The memory further includes a gate circuit arranged between the data transmission circuits and the buffer circuit; and a fuse connected to the gate circuit. The data transmission circuits are selectively connected to the buffer circuit by controlling the fuse and the gate circuit, so that a defective element is replaced with a normal element.

REFERENCES:
patent: 5502676 (1996-03-01), Pelley, III et al.
patent: 6018488 (2000-01-01), Mishima et al.
patent: 6021075 (2000-02-01), Ueno

Affiliated with

Also associated with

Rating

Semiconductor memory and redundant circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory and redundant circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory and redundant circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-475808