Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2006-04-24
2008-11-25
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S233100, C365S233160, C365S233500
Reexamination Certificate
active
07457174
ABSTRACT:
A method is provided for adapting the phase relationship between a clock signal and a strobe signal for accepting write data to be transmitted into a memory circuit, a write command signal being transmitted to the memory circuit in a manner synchronized with the clock signal, a write data signal being transmitted synchronously with the strobe signal, a phase offset between the transmitted clock signal and the transmitted strobe signal being set such that the write data are reliably accepted in the memory circuit. The method comprises the following acts performed in the memory circuit: generating a write acceptance signal depending on the clock signal and the write command signal with a specific pulse duration; determining the number of edges of the strobe signal with a defined edge direction during the pulse duration; comparing the number determined with a predetermined desired number of corresponding edges of the strobe signal; and providing an item of error information indicating whether the number determined matches the desired number.
REFERENCES:
patent: 6317369 (2001-11-01), Kubo et al.
patent: 6498766 (2002-12-01), Lee et al.
patent: 6570944 (2003-05-01), Best et al.
patent: 6728144 (2004-04-01), Nygren
patent: 6807613 (2004-10-01), Keeth et al.
patent: 6917561 (2005-07-01), Moss et al.
patent: 7016237 (2006-03-01), Lee et al.
patent: 7126874 (2006-10-01), Lin et al.
patent: 2004/0143775 (2004-07-01), Li et al.
JEDEC Standard, DDR2 SDRAM Specification, JESD79-2B (Revisison of JESD79-2A), Jan. 2005, JEDEC Solid State Technology Association.
DDR2 SDRAM Specification, JEDEC Standard No. 79-2A, pp. 6 and 14-22, Jan. 2004.
Braun Georg
Jakobs Andreas
Plaettner Eckehard
Weis Christian
Infineon - Technologies AG
Nguyen Van-Thu
Patterson & Sheridan L.L.P.
Sofocleous Alexander
LandOfFree
Semiconductor memory and method for adapting the phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory and method for adapting the phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory and method for adapting the phase... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4026734